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ABSTRACT 
 
  In this paper, a new control algorithm for the dynamic voltage restorer (DVR) is proposed to regulate the load terminal 
voltage during various power quality problems that include sag, swell, harmonics and unbalance in the voltage at the point 
of common coupling (PCC). The proposed control strategy is an Adaline (Adaptive linear element) Artificial Neural 
Network (ANN) and is used to control a capacitor supported DVR for power quality improvement. A capacitor supported 
DVR does not need any active power during steady state because the voltage injected is in quadrature with the feeder 
current. The control of the DVR is implemented through derived reference load terminal voltages. The proposed control 
strategy is validated through extensive simulation studies using the MATLAB software with its Simulink and SimPower 
System (SPS) toolboxes. The DVR is found suitable to support its dc bus voltage through the control under various 
disturbances. 
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1. Introduction 
 
   Power quality issues in the distribution system are 
widely addressed in the literature [1-6] due to the sensitive 
and critical loads such as precise manufacturing process, 
automation etc. A new group of devices like distribution 
static compensator (DSTATCOM), dynamic voltage 
restorer (DVR) and unified power quality conditioner 
(UPQC) are developed and used for improving power 
quality in the distribution system under the generic name 
of custom power devices[2]. The shunt connected 
DSTATCOM is used for improving the power quality of 
the supply current and the series connected DVR is used 
for improving the power quality of the load terminal 
voltage. The UPQC is meant for improving power quality 
of both current and voltage. Power quality problems 
include voltage sags, swells, transients and other 
distortions to the sinusoidal supply voltage waveform and 
these problems are compensated using the DVR [1]. Some 
attempts have been made to develop protection and 
technologies of DVR [7-8]. There are number of custom 
power devices installed at the consumer premises to 
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x.  
protect the sensitive loads as per the standards such as 
IEEE-519 [9]. 
  A DVR is connected between the supply and sensitive 
load, so that it can inject the compensating voltage into the 
distribution line. Therefore, the DVR can provide an 
effective solution for compensating voltage sag, swell, 
harmonics and unbalance in supply voltage. There are 
several methods like pre-sag compensation, in-phase 
compensation and phase-advanced method for 
compensation [10-20]. A capacitor supported DVR does not 
need active power during steady state because the voltage 
is injected in quadrature with the feeder current [20]. 
However, its disadvantage is that the restored voltage may 
not be in-phase with the voltage before the power quality 
event. In order to achieve the pre-sag/pre-swell voltage, 
the DVR should inject or absorb active power to the 
distribution system. However, capacitor supported DVR is 
used when the phase jump, caused by the quadrature 
voltage injection, is affordable. 
One of the most important issues is voltage sag.  It is a 
sudden reduction in the voltage for short duration usually 
caused by faults on transmission and distribution systems. 
Similarly, the sudden increase in voltage for a short 
duration is called voltage swell. The harmonics in voltage 
and unbalance in voltage are also among power quality 
issues. The DVR can provide an effective solution for all 
these power quality problems. The DVR is proposed as an 
important controller in the custom power park[21]. Some 
topologies of the DVR are compared in [22]. The analysis, 
design and voltage injection schemes of capacitor 
supported DVR is discussed in the literature [2, 20] and 
the different control strategies are developed for the 
control of DVR[12-26]. The instantaneous reactive power 
theory (IRPT)[4], synchronous reference frame theory 
(SRFT)[6, 22], sliding mode controller[10], space vector 
modulation [15], symmetrical components [20] etc., based 
control techniques for series compensator are reported in 
the literature. 
The SRFT based algorithm reported in [22] is 
advantageous because calculations are performed in the 
rotating reference frame. But, the computation involves 
conversion from stationary frame to rotating frame and 
then the reference signals from rotating frame to stationary 
frame. The IRPT algorithm [4] for the reference signal 
generation involves the conversion from three-phase to 
two-phase and vice versa. In this paper, a new control 
algorithm is developed based on unit templates [27] and 
Adaline based neural network.[28]  It is for the control of 
capacitor supported DVR for compensation of voltage sag, 
swell, harmonics and unbalance in supply voltage. The 
extensive simulations are performed using MATLAB 
software with its Simulink and SimPower System (SPS) 
tool boxes for verifying the proposed control algorithm of 
DVR.  
 
2. Principle of Operation of DVR 
 
The schematic diagram of a capacitor supported DVR is 
shown in Fig. 1. Three voltage sources (vsa, vsb, vsc) 
represent the 3-phase supply system and the series source 
impedance are shown as Za (La, Ra), Zb (Lb, Rb) and Zc 
(Lc, Rc). The terminal voltages (vta, vtb, vtc) have power 
quality problems and the DVR uses injection transformers 
(Tr) to inject voltages (vCa, vCb, vCc) to get undistorted 
load voltages (vLa, vLb, vLc). A voltage source converter 
(VSC) along with a dc capacitor (Cdc) is used as a DVR. 
The switching ripple in the injected voltage is filtered 
using a series inductor (Lr) and a parallel capacitor (Cr). 
The considered load is a three-phase lagging power factor 
load and the data of the load is given in Appendi
The ripple filter is designed based on the switching 
frequency. It is designed that the capacitor offers a low 
impedance path for the switching ripple and the series 
inductor should provide high impedance for the switching 
ripple. The reactance given by the capacitor and the 
inductor at half of the switching frequency (fs = 10 kHz), 
 
 
Fig. 1.  Schematic diagram of capacitor supported DVR. 
388                        Journal of Power Electronics, Vol. 9, No. 3, May 2009 
 
 
   
) 
 
XLr=2*π* fr *Lr=2*3.14*5000*Lr               (2) 
.61 μF 
Lr = 100 Ω, Lr = 3.18 mH 
 
r  = 10 μF is suitable for minimum ripple at the 
ou
-La) are equal in magnitude and are 
splaced by
 
 
regulated and the 
w sinusoidal. 
ie, fr = fs/2 = 5 kHz is calculated as, 
 
XCr=1/(2*π* fr *Cr)=1/(2*3.14*5000*Cr)      
tput of DVR. 
Fig. 2 shows the phasor diagram of the DVR operation 
for the compensation of sag, swell and unbalance in 
supply voltage. The load terminal voltage and current 
during pre-sag condition are represented as V
(1
 
Considering, XCr = 3 Ω, Cr = 10
X
These values of ripple filter elements are initially used 
for simulation and by iteration it is found that, Lr = 3.5 
mH, C
L(presag) and 
IS’ as shown in Fig. 2(a). After the sag event, the terminal 
voltage (Vta) is lower than pre-sag condition. The voltage 
injected by the DVR (VCa) is used to maintain the load 
voltage (VLa) at the rated magnitude and this has two 
components, Vcad and Vcaq. The voltage in-phase with 
current (Vcad) is to regulate the dc bus voltage and also to 
meet the power loss in the VSC of DVR. The voltage in 
quadrature with the current (Vcaq) is to regulate the load 
voltage (VLa) at constant magnitude. During swell in 
voltage, the voltage injection (VCa) is such that the load 
voltage lies in the locus of the circle as shown in Fig. 2(b). 
The unbalance compensation when voltage sag occurs in 
two phases is shown in Fig. 2(c). The unbalanced terminal 
voltages are (Vta, Vtb, Vtc) and the injection voltages in 
each phase (VCa, VCb, VCc) are such that the line voltages 
(VLa-Lb, VLb-Lc, VLc
di  120º. 
3. Control Strategy of DVR  
The main aim of a DVR is to inject a voltage in series 
with the supply for regulating the load terminal voltage. 
The proposed control algorithm is based on unit templates 
and Adaline based artificial neural network (ANN) [28] 
for fundamental voltage extraction. The proposed control 
scheme is shown in Fig. 3. The reference load voltages 
(vLa*, vLb*, vLc*) are derived from the sensed load terminal 
voltages (vLa, vLb, vLc), supply currents (isa, isb, isc), 
terminal voltages (vta, vtb, vtc) and the dc bus voltage (vdc) 
of DVR as feedback signals. The sag, swell, harmonics 
and unbalance in terminal voltages are compensated by 
controlling the DVR. The load voltage is 
aveform is controlled to be 
 
 
Fig. 2.  Phasor diagram for capacitor supported DVR. (a) voltage sag (b) swell (c) unbalanced sag 
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e component of the injection voltages (vCad*, 
vC
armonics in terminal voltage to 
pr vide sinusoidal balanced load voltages. 
 
3.1 Control Algorithm 
There are two proportional-integral (PI) controllers used 
to estimate the in-phase and quadrature components of the 
injected fundamental voltage by the DVR. Three phase 
unit templates (ua, ub, uc) are derived in-phase with the 
supply currents (isa, isb, isc). The dc bus voltage of the 
DVR is regulated using a PI controller over the sensed dc 
bus voltage (vdc) and reference value (vdc* ) of DVR. This 
PI controller output is considered as the amplitude (Vd* ) 
of the in-phas
bd
*, vCcd*). 
The other PI controller is used to derive the amplitude 
(Vq*) of the quadrature component of the injection 
voltages (vCaq*, vCbq*, vCcq*) of the DVR by using it over 
the amplitude of sensed load voltage (VLp) and reference 
value (VLp*) of the load voltage. To estimate reference 
load voltages (vLa*, vLb*, vLc*), the fundamental 
components of terminal voltages (vta1, vtb1, vtc1) are 
extracted from the sensed terminal voltages (vta, vtb, vtc). 
The algebraic sum of the in-phase components (vCad*, 
vCbd*, vCcd*), the quadrature components (vCaq*, vCbq*, 
vCcq*) and the positive sequence fundamental of terminal 
voltages (vta1, vtb1, vtc1) are added and these added 
voltages are considered as the reference load voltages 
(vLa*, vLb*, vLc*). A pulse width modulation (PWM) 
controller is used over the reference (vLa*, vLb*, vLc*) and 
sensed load voltages values (vLa, vLb, vLc) to generate 
gating signals for the IGBT’s (insulated gate bipolar 
transistors) of the VSC of DVR. The PWM carrier wave 
(triangular) frequency is set at 10 kHz. The gating pulses 
switch the IGBT’s of the VSC for the compensation of sag, 
swell, unbalance and h
o
 
 
Fig. 4.   Block diagram for fundamental voltage extraction using    
        Adaline based ANN. 
3      
 
.2 Artificial Neural Network (ANN) Method for
    Extraction of Fundamental Component 
The extraction of balanced positive sequence 
fundamental frequency components of terminal voltages 
(vta1, vtb1, vtc1) is carried out using Artificial Neural 
Network (ANN) based on least mean square (LMS) 
 
Fig. 3.  Proposed control strategy for the capacitor supported DVR. 
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unit three phase voltage vectors (upa, upb, upc) 
 
algorithm known as Adaline (adaptive linear element) 
technique [28]. Fig. 4 shows the block diagram of the 
Adaline approach, which is based on online estimation of 
weights corresponding to active fundamental frequency 
component. The ANN control algorithm is based on the 
positive sequence extraction of the component vector 
in-phase with the unit vector template. The unit vector 
templates (upa, upb, upc) are derived from sensed terminal 
voltages (vta, vtb, vtc). To estimate the positive sequence 
fundamental component of the terminal voltages (vta1, vtb1, 
vtc1), the sensed terminal voltages (vta, vtb, vtc) and unit 
templates (upa, upb, upc) in-phase with terminal voltages 
are required. Two phase unit voltage vectors are derived 
using a PLL (phase locked loop) over the terminal voltage 
and then the 
are derived as, 
  
pa
pb
pc  
1 0u
sin t
u 1/2 3/2
cos t
u 1/2 3/2
                     
       (3)    
ntal of terminal voltage for each 
ph e c
   
ling period 
     
                             
where, sin ωt  and cos ωt are obtained  using the PLL. 
Estimates of the fundame
as  can be hosen as,  
vtc1= wp. upc 
(4) 
where, wp is the average weight estimated and upc is the 
unit template.  
The estimation of the weight in nth samp
each phase is given as per eqn. (2) as, 
for 
 pc(n 1) pc(n) tc(n) p(n) pc(n) pc(n)w w v w u u            (5)   
 
where wpc, vtc and η  are the weight estimated, the 
terminal voltage and the convergence coefficient 
re weight (w
average weight estimated in each phase (wpa, wpb, wpc).  
 
y of estimation. The practical range of η lies in 
spectively. The average p) is calculated as the 
wp= (wpa+ wpb+ wpc)/3                 (6) 
 
The factor, η decides the rate of convergence and 
accurac
between 0.1 and 1 and the considered value is 0.2 in this 
work. 
 
4. MATLAB Based Simulation of DVR System 
 
  Fig. 5 shows the MATLAB model of the DVR 
connected system. The supply voltage is realized by using 
a three-phase supply voltage and the source impedance is 
connected in its series. In order to simulate the 
disturbances at the PCC voltage (vta, vtb, vtc), an 
additional load is switched on with a circuit breaker. The 
considered load is a lagging power factor load. The DVR 
is connected in series with the supply using an injection 
transformer. The VSC of DVR is connected to the 
 
 
Fig. 5.  MATLAB block diagram of DVR connected system. 
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d on the injection 
ver the reference and sensed load 
oltages values to generate gating signals for the IGBT’s 
of the VSC 
L) is 
DVR. 
e of load voltage (VL) 
pability of DVR 
for the compensation of harmonics in supply voltages 
along with sag, swell and unbalance compensation. 
transformer along with a ripple filter. The dc bus capacitor 
is selected based on the transient energy requirement and 
the dc bus voltage is selected base
voltage level. The dc capacitor decides the ripple content 
in the dc voltage. The system data are given the Appendix.  
  The control algorithm for the DVR is modeled in 
MATLAB and it is given in Fig. 6. The control scheme 
shown in Fig. 3 and Fig. 4 are modeled here. The 
reference load voltages are derived from the sensed 
terminal voltages, supply currents, load voltages and the 
dc bus voltage of DVR. A pulse width modulation (PWM) 
controller is used o
v
of DVR. 
 
5. Results and Discussion 
 
The performance of the DVR for different supply 
disturbances is tested under various operating conditions. 
The proposed control algorithm is tested for different 
power quality events like voltage sag (Fig. 7), voltage 
swell (Fig. 8), balanced and unbalanced sag in terminal 
voltage (Fig. 9) and harmonics in supply voltage (Fig.10). 
The proposed control algorithm is able to mitigate the 
above mentioned power quality problems successfully. A 
balanced sag in source voltage of 30% in the terminal 
voltage (vt) is introduced at 0.30 seconds and it occurs for 
5 cycles of ac mains as shown in Fig. 7. The terminal 
voltage (vt), ANN based extracted fundamental voltage 
(Vt1), DVR voltage (vC), load voltage (vL), source current 
(is), amplitude of terminal voltage (Vt), the amplitude of 
load voltage (VL) and the dc bus voltage (vdc) are also 
shown in Fig. 7. The DVR injects a voltage (vC) in series 
with the terminal voltage (vt). The load voltage (v
regulated at the rated value, which demonstrates the 
satisfactory dynamic performance of DVR. 
  The dynamic performance of the DVR for a swell in 
terminal voltage is given in Fig. 8. The terminal voltage 
(vt), ANN based extracted fundamental voltage (Vt1), 
DVR voltage (vC), load voltage (vL), source current (is), 
amplitude of terminal voltage (Vt), the amplitude of load 
voltage (VL) and the dc bus voltage (vdc) are also shown 
in Fig. 8. The load voltage (vL) is regulated at rated value, 
which shows the satisfactory performance of the 
The dc bus voltage is regulated at the reference value, 
though a small fluctuation occurs during transients. 
  The performance of DVR for unbalance in supply 
voltage is shown in Fig. 9. The unbalanced voltage sag in 
one phase is introduced first followed by unbalanced 
voltage sag in two phases and the balanced sag in all 
phases. The performance of the DVR is observed to be 
satisfactory in all these cases. The DVR injects unequal 
voltages (vC) so that the load voltage (vL) is regulated to a 
constant magnitude. The terminal voltage (vt), ANN based 
extracted fundamental voltage (Vt1), DVR voltage (vC), 
load voltage (vL), source current (is), amplitude of 
terminal voltage (Vt), the amplitud
and the dc bus voltage (vdc) are also shown in Fig. 9, to 
demonstrate the satisfactory behavior of DVR. 
  The harmonics compensation in load voltage is 
achieved and depicted in Fig. 10. The terminal voltage (vt), 
ANN based extracted fundamental voltage (Vt1), DVR 
voltage (vC), load voltage (vL), source current (is), 
amplitude of terminal voltage (Vt), the amplitude of load 
voltage (VL) and the dc bus voltage (vdc) are also shown 
in Fig. 10. The terminal voltage (vt) is distorted by 
switching on and off the non-linear load and the load 
voltage (vL) is sinusoidal and constant in magnitude due to 
the injection of harmonic voltage (vC) using the DVR. The 
load voltage (vLa) has a total harmonic distortion (THD) 
of 1.67% (Fig. 11(a)) at the time of disturbance and the 
voltage at PCC (vta) has a THD of 7.27% (Fig. 11(b)). The 
source current is sinusoidal with a THD of 0.20% (Fig. 
11(c)). These results demonstrate the ca
 
 
 
Fig. 6.  MATLAB model of the ANN based control scheme 
         of DVR. 
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Fig. 7. Voltage sag compensation using ANN controlled DVR. 
 
 
 
Fig. 8. Voltage swell compensation using ANN controlled DVR. 
 
 
 
Fig. 9.    Unbalanced Voltage sag compensation using ANN  
         controlled DVR. 
 
 
 
Fig. 10.  Voltage harmonic compensation using ANN controlled  
        DVR. 
 
 
Fig. 11. (a)  Load voltage and harmonic spectrum. 
 
 
 
Fig. 11. (b)  Terminal voltage and harmonic spectrum. 
 
 
 
Fig. 11. (c)  Supply current and harmonic spectrum. 
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6. Conclusions 
 
An Adaline (adaptive linear element) Artificial Neural 
Network (ANN) based new control strategy has been 
proposed for the DVR. The proposed control scheme of 
DVR has been validated for the compensation of sag, 
swell, unbalance and harmonics in terminal voltages. The 
fundamental component of the terminal voltage was 
extracted using the Adaline based neural network 
technique. The performance of the DVR has been 
observed to be satisfactory for compensation of various 
power quality disturbances like sag, swell, unbalance and 
harmonics in terminal voltage. Moreover, it has been 
found capable of providing self-supported dc bus of the 
DVR through power transfer from the ac line at 
fundamental frequency. 
 
Appendix 
  
The parameters of the system considered are: 
AC source voltage: 415 V, 50 Hz 
Line Impedance: Ls= 3.5 mH, Rs=0.01 Ω  
Loads: (i) Linear: 10 kVA, 0.707 pf lag 
DVR: 
Ripple filter: Lr= 3.5 mH, Cr = 10 μF 
DC bus capacitance of DVR: 1000 μF 
DC bus voltage of DVR: 150 V 
DC bus voltage PI controller: Kpd=0.1, Kid=0.8 
Load voltage PI controller: Kpq =0.2, Kiq =0.5 
PWM switching frequency: 10 kHz 
Series Injection Transformer: Three numbers of 
single-phase transformers of each of rating 5kVA, 
200V/400V.  
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